SM0 She11

Full Path (server): /usr/include/asm

📄 a.out.h [E] [D]
📄 auxvec.h [E] [D]
📄 bitsperlong.h [E] [D]
📄 boot.h [E] [D]
📄 bootparam.h [E] [D]
📄 bpf_perf_event.h [E] [D]
📄 byteorder.h [E] [D]
📄 debugreg.h [E] [D]
📄 e820.h [E] [D]
📄 errno.h [E] [D]
📄 fcntl.h [E] [D]
📄 hw_breakpoint.h [E] [D]
📄 hyperv.h [E] [D]
📄 ioctl.h [E] [D]
📄 ioctls.h [E] [D]
📄 ipcbuf.h [E] [D]
📄 ist.h [E] [D]
📄 kvm.h [E] [D]
📄 kvm_para.h [E] [D]
📄 kvm_perf.h [E] [D]
📄 ldt.h [E] [D]
📄 mce.h [E] [D]
📄 mman.h [E] [D]
📄 msgbuf.h [E] [D]
📄 msr-index.h [E] [D]
📄 msr.h [E] [D]
📄 mtrr.h [E] [D]
📄 param.h [E] [D]
📄 perf_regs.h [E] [D]
📄 poll.h [E] [D]
📄 posix_types.h [E] [D]
📄 posix_types_32.h [E] [D]
📄 posix_types_64.h [E] [D]
📄 posix_types_x32.h [E] [D]
📄 prctl.h [E] [D]
📄 processor-flags.h [E] [D]
📄 ptrace-abi.h [E] [D]
📄 ptrace.h [E] [D]
📄 resource.h [E] [D]
📄 sembuf.h [E] [D]
📄 setup.h [E] [D]
📄 shmbuf.h [E] [D]
📄 sigcontext.h [E] [D]
📄 sigcontext32.h [E] [D]
📄 siginfo.h [E] [D]
📄 signal.h [E] [D]
📄 socket.h [E] [D]
📄 sockios.h [E] [D]
📄 stat.h [E] [D]
📄 statfs.h [E] [D]
📄 svm.h [E] [D]
📄 swab.h [E] [D]
📄 termbits.h [E] [D]
📄 termios.h [E] [D]
📄 types.h [E] [D]
📄 ucontext.h [E] [D]
📄 unistd.h [E] [D]
📄 unistd_32.h [E] [D]
📄 unistd_64.h [E] [D]
📄 unistd_x32.h [E] [D]
📄 vm86.h [E] [D]
📄 vmx.h [E] [D]
📄 vsyscall.h [E] [D]

Editing: mtrr.h

/*  Generic MTRR (Memory Type Range Register) ioctls.

This library is free software; you can redistribute it and/or
    modify it under the terms of the GNU Library General Public
    License as published by the Free Software Foundation; either
    version 2 of the License, or (at your option) any later version.

This library is distributed in the hope that it will be useful,
    but WITHOUT ANY WARRANTY; without even the implied warranty of
    MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU
    Library General Public License for more details.

You should have received a copy of the GNU Library General Public
    License along with this library; if not, write to the Free
    Software Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA.

Richard Gooch may be reached by email at  rgooch@atnf.csiro.au
    The postal address is:
      Richard Gooch, c/o ATNF, P. O. Box 76, Epping, N.S.W., 2121, Australia.
*/
#ifndef _ASM_X86_MTRR_H
#define _ASM_X86_MTRR_H

#include <linux/types.h>
#include <linux/ioctl.h>
#include <linux/errno.h>

#define	MTRR_IOCTL_BASE	'M'

/* Warning: this structure has a different order from i386
   on x86-64. The 32bit emulation code takes care of that.
   But you need to use this for 64bit, otherwise your X server
   will break. */

#ifdef __i386__
struct mtrr_sentry {
    unsigned long base;    /*  Base address     */
    unsigned int size;    /*  Size of region   */
    unsigned int type;     /*  Type of region   */
};

struct mtrr_gentry {
    unsigned int regnum;   /*  Register number  */
    unsigned long base;    /*  Base address     */
    unsigned int size;    /*  Size of region   */
    unsigned int type;     /*  Type of region   */
};

#else /* __i386__ */

struct mtrr_sentry {
	__u64 base;		/*  Base address     */
	__u32 size;		/*  Size of region   */
	__u32 type;		/*  Type of region   */
};

struct mtrr_gentry {
	__u64 base;		/*  Base address     */
	__u32 size;		/*  Size of region   */
	__u32 regnum;		/*  Register number  */
	__u32 type;		/*  Type of region   */
	__u32 _pad;		/*  Unused	     */
};

#endif /* !__i386__ */

struct mtrr_var_range {
	__u32 base_lo;
	__u32 base_hi;
	__u32 mask_lo;
	__u32 mask_hi;
};

/* In the Intel processor's MTRR interface, the MTRR type is always held in
   an 8 bit field: */
typedef __u8 mtrr_type;

#define MTRR_NUM_FIXED_RANGES 88
#define MTRR_MAX_VAR_RANGES 256

struct mtrr_state_type {
	struct mtrr_var_range var_ranges[MTRR_MAX_VAR_RANGES];
	mtrr_type fixed_ranges[MTRR_NUM_FIXED_RANGES];
	unsigned char enabled;
	unsigned char have_fixed;
	mtrr_type def_type;
};

#define MTRRphysBase_MSR(reg) (0x200 + 2 * (reg))
#define MTRRphysMask_MSR(reg) (0x200 + 2 * (reg) + 1)

/*  These are the various ioctls  */
#define MTRRIOC_ADD_ENTRY        _IOW(MTRR_IOCTL_BASE,  0, struct mtrr_sentry)
#define MTRRIOC_SET_ENTRY        _IOW(MTRR_IOCTL_BASE,  1, struct mtrr_sentry)
#define MTRRIOC_DEL_ENTRY        _IOW(MTRR_IOCTL_BASE,  2, struct mtrr_sentry)
#define MTRRIOC_GET_ENTRY        _IOWR(MTRR_IOCTL_BASE, 3, struct mtrr_gentry)
#define MTRRIOC_KILL_ENTRY       _IOW(MTRR_IOCTL_BASE,  4, struct mtrr_sentry)
#define MTRRIOC_ADD_PAGE_ENTRY   _IOW(MTRR_IOCTL_BASE,  5, struct mtrr_sentry)
#define MTRRIOC_SET_PAGE_ENTRY   _IOW(MTRR_IOCTL_BASE,  6, struct mtrr_sentry)
#define MTRRIOC_DEL_PAGE_ENTRY   _IOW(MTRR_IOCTL_BASE,  7, struct mtrr_sentry)
#define MTRRIOC_GET_PAGE_ENTRY   _IOWR(MTRR_IOCTL_BASE, 8, struct mtrr_gentry)
#define MTRRIOC_KILL_PAGE_ENTRY  _IOW(MTRR_IOCTL_BASE,  9, struct mtrr_sentry)

/* MTRR memory types, which are defined in SDM */
#define MTRR_TYPE_UNCACHABLE 0
#define MTRR_TYPE_WRCOMB     1
/*#define MTRR_TYPE_         2*/
/*#define MTRR_TYPE_         3*/
#define MTRR_TYPE_WRTHROUGH  4
#define MTRR_TYPE_WRPROT     5
#define MTRR_TYPE_WRBACK     6
#define MTRR_NUM_TYPES       7

/*
 * Invalid MTRR memory type.  mtrr_type_lookup() returns this value when
 * MTRRs are disabled.  Note, this value is allocated from the reserved
 * values (0x7-0xff) of the MTRR memory types.
 */
#define MTRR_TYPE_INVALID    0xff

#endif /* _ASM_X86_MTRR_H */